Design and Implementation of Echo Instructions for an Embedded Processor

スポンサーリンク

概要

• 論文の詳細を見る

• Code size is an important issue for embedded systems. Reducing the code size helps us reduce the memory requirements of our programs. This enables us to design power efficient cores which can make maximum use of resources. In this paper, we propose implementation schemes for a new type of instruction called the Echo instruction, and propose a solution to reduce performance overhead when using Echo instructions. On average, we can reduce the performance overhead from 4.3% to 2.24% with our method.

• 2011-08-10

著者

• STUBDAL Iver

  Keio University

• KARADUMAN Arda

  Keio University

• Hideharu Amano

  Keio University

関連論文

• Code Compression with Split Echo Instructions
• Code Compression with Split Echo Instructions
• Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator
• Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units
• Design and Implementation of Echo Instructions for an Embedded Processor

スポンサーリンク