Latency-Aware Bus Arbitration for Real-Time Embedded Systems(VLSI Systems)

スポンサーリンク

概要

• 論文の詳細を見る

• We present a latency-aware bus arbitration scheme for real-time embedded systems. Only a few works have addressed the quality of service (QoS) issue for traditional busses or interconnection network. They mostly aimed at minimizing the latencies of several master blocks, resulting in decreasing overall bandwidth and/or increasing the latencies of other master blocks. In our method, the optimization goal is different in that the latency of a master should be as close as a given latency constraint. This is achieved by introducing the concept of "slack". In this method, masters effectively share the given communication architecture so that they all observe expected latencies and the degradation of overall bandwidth is marginal. The experimental results show that our method greatly reduces the number of constraint violations compared to other conventional arbitration schemes while minimizing the bandwidth degradation.

• 社団法人電子情報通信学会の論文
• 2007-03-01

著者

• Chung Eui-young

  Yonsei University

• JUN Minje

  Yonsei University

• BANG Kwanhu

  Yonsei University

• Bang Kwanhu

  Yonsei Univ. Kor

• Chung Eui‐young

  Yonsei Univ. Kor

• LEE Hyuk-Jun

  Cisco Systems Incorporation

関連論文

• Jitter-Conscious Bus Arbitration Scheme for Real-Time Systems
• Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs
• Scenario-Aware Bus Functional Modeling for Architecture-Level Performance Analysis(VLSI Design Technology and CAD)
• Latency-Aware Bus Arbitration for Real-Time Embedded Systems(VLSI Systems)
• Extended MPEG Video Format for Efficient Dynamic Voltage Scaling

スポンサーリンク