Jitter-Conscious Bus Arbitration Scheme for Real-Time Systems

スポンサーリンク

概要

• 論文の詳細を見る

• Jitter is the variation of latencies, when real-time Intellectual Properties (IPs) are accessing data from the data storages. It is a critical factor for such IPs from the Quality-of-Service (QoS) perspective. Jitter of a real-time IP can be measured by how frequently it experiences the underflows and overflows from its data queue in read mode and write mode, respectively. Such failures critically depend on the bus arbitration scheme which determines the bus acquisition order of IPs. The proposed idea allows IPs to inform the bus arbiter of the status of their data buffers when they assert bus requests. Such information helps the bus arbiter to determine the bus acquisition order while greatly reducing the jitter. The experimental results show that our method effectively eliminates the overflows and underflows of real-time IPs by dynamically preempting the jitter-critical bus requests.

• （社）電子情報通信学会の論文
• 2009-02-01

著者

• Chung Eui-young

  Yonsei University

• Roh Jong-ho

  Yonsei University

• JUN Minje

  Yonsei University

• BANG Kwanhu

  Yonsei University

• Bang Kwanhu

  Yonsei Univ. Kor

• Chung Eui‐young

  Yonsei Univ. Kor

関連論文

• Jitter-Conscious Bus Arbitration Scheme for Real-Time Systems
• Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs
• Scenario-Aware Bus Functional Modeling for Architecture-Level Performance Analysis(VLSI Design Technology and CAD)
• Latency-Aware Bus Arbitration for Real-Time Embedded Systems(VLSI Systems)
• Extended MPEG Video Format for Efficient Dynamic Voltage Scaling

スポンサーリンク