Key Technologies for Miniaturization and Power Reduction of Analog-to-Digital Converters for Video Use(<Special Section>Analog Circuit and Device Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
Analog-to-Digital converters (ADCs) for video applications have made exciting progress in miniaturization and power reduction in the past 20 years. This paper mainly describes the key technologies for miniaturization and power reduction of 10-bit video-frequency ADCs. By reviewing useful architectures and circuit schemes for video-frequency ADCs, self-calibration techniques and interleaving techniques are surveyed. The subranging pipeline look-ahead ADC architecture is introduced. It has a potential for reducing power consumption and improving conversion rate when minute deep submicron CMOS devices are used with low supply voltage.
- 社団法人電子情報通信学会の論文
- 2006-06-01
著者
-
MATSUURA Tatsuji
Renesas Technologies Co.
-
Hotta Masao
Musashi Institute Of Technology
-
Matsuura Tatsuji
Renesas Technology Corp.
-
Matsuura Tatsuji
Renesas Electronics Corp.
関連論文
- A Small-Chip-Area Transceiver IC for Bluetooth Featuring a Digital Channel-Selection Filter(Analog Circuit and Device Technologies)
- 1-GHz Input Bandwidth Under-Sampling A/D Converter with Dynamic Current Reduction Comparator for UWB-IR Receiver
- A Novel False Lock Detection Technique for a Wide Frequency Range Delay-Locked Loop( Analog Circuit Techniques and Related Topics)
- Key Technologies for Miniaturization and Power Reduction of Analog-to-Digital Converters for Video Use(Analog Circuit and Device Technologies)
- Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme