Regenerative Pass-Transistor Logic: A Circuit Technique for High Speed Digital Design

スポンサーリンク

概要

• 論文の詳細を見る

• Regenerative Pass-transistor Logic (RPL), a modular dual-rail circuit technique for high speed logic design that gives reasonably low power consumption, was developed.The technique can be applied to basic logic gates, full adders,multiplier units, and more complicated arithmetic logics like Conditional Carry Select (CCS) circuit. The magnitude of propagation delay time of RPL is smaller than the conventional CPL (Complementary Pass-transistor Logic), or DPL (Double Pass-transistor Logic). Low power consumption can also be achieved by reduced number of transistors and metal interconnections.Simulation and layout data also proved that RPL is advantageous over existing dual-rail logics while considering speed, power con-sumption and layout area.

• 社団法人電子情報通信学会の論文
• 1996-09-25

著者

• Asada Kunihiro

  The Department Of Electronic Engineering Faculty Of Engineering The University Of Tokyo

• CHEUNG Tsz

  the Department of Electronic Engineering, Faculty of Engineering, the University of Tokyo

• Cheung Tsz

  The Department Of Electronic Engineering Faculty Of Engineering The University Of Tokyo

関連論文

• A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
• Design of Low Power Digital VLSI Circuits Based on a Novel Pass-Transistor Logic
• Regenerative Pass-Transistor Logic: A Circuit Technique for High Speed Digital Design

スポンサーリンク