A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load (Special Section on VLSI Design and CAD Algorithms)

スポンサーリンク

概要

• 論文の詳細を見る

• A 3 V-50 MHz analog CMOS current-mode continuous-time active filter with a negative resistance load (NRL) is proposed. In order to design a current-mode current integrator, a modified basic current mirror with a NRL to increase the output resistance is employed. The inherent circuit structure of the designed NRL current integrator, which minimizes the internal circuit nodes and enhances the gain bandwidth product, is capable of making the filter operate at the high frequency. The third order Butterworth low pass filter utilizing the designed NRL current integrator is synthesized and simulated with a 1.5μm CMOS n-well process. Simulation result shows the cutoff frequency of 50 MHz and power consumption of 2.4 mW/pole with a 3 V power supply.

• 1996-12-25

著者

• Yoon Kwang

  Department Of Electronic Engineering Inha University

• Hyun Jai-sop

  Korea Telecom Research And Development Group Visual Communication Team

• NAM Jiseung

  Department of Computer Engineering, Chonnam National University

• Nam Jiseung

  Department Of Computer Engineering Chonnam National University

関連論文

• A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load (Special Section on VLSI Design and CAD Algorithms)
• A Substrate Current Model for Analog CMOS Circuit Simulations
• A 10Bit Current-Mode CMOS A/D Converter with a Current Predictor and a Modular Current Reference (Special Section on Analog Circuit Techniques and Related Topics)
• Enhancement of Data Retention Time in Dynamic Random Access Memory through Optimization of Sidewall Oxidation Precleaning (0.13 μm Tech 512 Mb)

スポンサーリンク