Enhancement of Data Retention Time in Dynamic Random Access Memory through Optimization of Sidewall Oxidation Precleaning (0.13 μm Tech 512 Mb)

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, we propose a dynamic random access memory (DRAM) data retention time enhancement method that minimizes silicon loss and undercut at the shallow trench isolation (STI) sidewall by reducing the standard cleaning 1 (SC1) time. SC1 time optimization mitigates the parasitic electric field in the STI's top corner, which reduces the inverse narrow width effect resulting in the reduction of channel doping density without increasing the subthreshold leakage of cell Transistor. Moreover, it minimizes the electric field in the depletion area from the cell junction to the P-well, thereby increasing yield or data retention time.

• INSTITUTE OF PURE AND APPLIED PHYSICSの論文
• 2004-05-15

著者

• Yoon Kwang

  Department Of Electronic Engineering Inha University

• Chai Yong

  Department of Electronic Engineering, Keimyung University, 1000 Shindang-Dong, Dalseo-Gu, Daegu 704-701, Korea

関連論文

• A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load (Special Section on VLSI Design and CAD Algorithms)
• A Substrate Current Model for Analog CMOS Circuit Simulations
• A 10Bit Current-Mode CMOS A/D Converter with a Current Predictor and a Modular Current Reference (Special Section on Analog Circuit Techniques and Related Topics)
• Enhancement of Data Retention Time in Dynamic Random Access Memory through Optimization of Sidewall Oxidation Precleaning (0.13 μm Tech 512 Mb)

スポンサーリンク