Design and Analysis of Resonant-Tunneling-Diode (RTD) Based High Performance Memory System (Special Issue on Integrated Electronics and New System Paradigms)

スポンサーリンク

概要

• 論文の詳細を見る

• A resonant-tunneling-diode (RTD) based sense amplifier circuit design has been proposed for the first time to envision a very high-speed and low-power memory system that also includes refresh-free, compact RTD-based memory cells. By combining RTDs with n-type transistors of conventional complementary metal oxide semiconductor (CMOS) devices, a new quantum MOS (Q-MOS) family of logic circuits, having very low power-delay product and good noise immunity, has recently been developed. This paper introduces the design and analysis of a new QMOS sense amplifier circuit, consisting of a pair of RTDs as pull-up loads in conjunction with n-type pull-down transistors. The proposed QMOS sensing circuit exhibits nearly 20% faster sensing time in comparison to the conventional design of a CMOS sense amplifier. The stability analysis done using phase-plot diagram reveals that the pair of back-to-back connected static QMOS inverters, which forms the core of the sense amplifier, has meta-stable and unstable states which are closely related to the I-V characteristics of the RTDs. The paper also analyzes in details the refresh-free memory cell design, known as tunneling static random access memory (TSRAM). The innovative cell design adds a stack of two RTDs to the conventional one-transistor dynamic RAM (DRAM) cell and thereby the cell can indefinitely hold its charge level without any further periodic refreshing. The analysis indicates that the TSRAM cell can achieve about two orders of magnitude lower stand-by power than a conventional DRAM cell. The paper demonstrates that RTD-based circuits hold high promises and are likely to be the key candidates for the future high-density, high-performance and low-power memory systems.

• 社団法人電子情報通信学会の論文
• 1999-09-25

著者

• Uemura T

  Matsushita Electric Industrial Co. Ltd. Moriguchi‐shi Jpn

• Uemura Tetsuya

  Fundamental Research Laboratories Nec Corporation

• MAZUMDER Pinaki

  Department of Electrical Engineering and Computer Science, The University of Michigan

• Mazumder Pinaki

  Department Of Electrical Engineering And Computer Science The University Of Michigan

関連論文

• Characterization of Depletion-Type Surface Tunnel Transistors
• Surface Tunnel Transistors with Multiple Interband Tunnel Junctions (Special Issue on New Concept Device and Novel Architecture LSIs)
• Design and Analysis of Resonant-Tunneling-Diode (RTD) Based High Performance Memory System (Special Issue on Integrated Electronics and New System Paradigms)
• First Observation of Negative Differential Resistance in Surface Tunnel Transistors
• Self-Aligned Surface Tunnel Transistors Fabricated by a Regrowth Technique
• Improved Negative Differential Resistance Characteristics in Surface Tunnel Transistors
• Surface Tunnel Transistor: Gate-Controlled Lateral Interband Tunneling Device
• Infected Internal Jugular Vein Thrombus in a Case of Infected Arterio-Venous Fistula for Dialysis Access

スポンサーリンク