Analytical Models and Performance Analyses of Instruction Fetch on Superscalar Processors(Special Section on Papers Selected from ITC-CSCC 2000)

スポンサーリンク

概要

• 論文の詳細を見る

• Cache memories are small fast memories used to temporarily hold the contents of main memory that are likely to be referenced by processors so as to reduce instruction and data access time. In study of cache performance, most of previous works have employed simulation-based methods. However, that kind of researches cannot precisely explain the obtained results. Moreover, when a new processor is designed, huge simulations must be performed again with several different parameters. This research classifies cache structures for superscalar processors into four types, and then represents analytical model of instruction fetch process for each cache type considering various kinds of architectural parameters such as the frequency of branch instructions in program, cache miss rate, cache miss penalty, branch misprediction frequency, and branch misprediction penalty, and etc. To prove the correctness of the proposed models, we performed extensive simulations and compared the results with the analytical models. Simulation results showed that the proposed model can estimate the expected instruction fetch rate accurately within 10% error in most cases. This paper shows that the increase of cache misses reduces the instruction fetch rate more severely than that of branch misprediction does. The model is also able to provide exact relationship between cache miss and branch misprediction for the instruction fetch analysis. The proposed model can explain the causes of performance degradation that cannot be uncovered by the simulation method only.

• 社団法人電子情報通信学会の論文
• 2001-06-01

著者

• Lee J‐w

  Kyungpook National Univ. Daegu Kor

• Lee J‐w

  School Of Electrical Engineering And Computer Science Kyungpook National University

• Choi Sang-bang

  The Dept. Of Electronic Eng. Inha University

• Choi Sang-bang

  The Dept.of Electronic Eng. Inha University

• Kim Sun-mo

  The Dept.of Electronic Eng. Inha University

• LEE Jung-Woo

  the Dept.of Electronic Eng., Inha University

• LEE Soo-Haeng

  the Dept.of Electronic Eng., Inha University

• Lee Soo-haeng

  The Dept.of Electronic Eng. Inha University

関連論文

• Design of Miniaturized Telemetry Module for Bi-directional Wireless Endoscopes(Special Section on Papers Selected from ITC-CSCC 2002)
• ERG Signal Modeling Based on Retinal Model(Special Section on Papers Selected from ITC-CSCC 2000)
• A Proposal of Effective Compensation Method for IR Lamp Deterioration in NDIR Type Capnograph Systems(Special Section on Papers Selected from ITC-CSCC 2002)
• Characteristics of Human Skin Impedance Including at Biological Active Points(Special Section on Papers Selected from ITC-CSCC 2002)
• Analytical Models and Performance Analyses of Instruction Fetch on Superscalar Processors(Special Section on Papers Selected from ITC-CSCC 2000)
• The Effect of Instruction Window on the Performance of Superscalar Processors(Special Section of Papers Selected from ITC-CSCC'97)

スポンサーリンク