A Physical Design Method for a New Memory-Based Reconfigurable Architecture without Switch Blocks

スポンサーリンク

概要

論文の詳細を見る
2012-02-01

著者

関連論文

A Performance-Driven Circuit Bipartitioning Method Considering Time-Multiplexed I/Os(Discrete Mathematics and Its Applications)
Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems
PARS Architecture: A Reconfigurable Architecture with Generalized Execution Model : Design and Implementation of Its Prototype Processor
A Physical Design Method for a New Memory-Based Reconfigurable Architecture without Switch Blocks

スポンサーリンク