A 1V 200kS/s 10-bit Successive Approximation ADC for a Sensor Interface
スポンサーリンク
概要
- 論文の詳細を見る
A 200kS/s 10-bit successive approximation (SA) analog-to-digital converter (ADC) with a rail-to-rail input signal is proposed for acquiring biosignals such as EEG and MEG signals. A split-capacitor-based digital-to-analog converter (SC-DAC) is used to reduce the power consumption and chip area. The SC-DACs linearity is improved by using dummy capacitors and a small bootstrapped analog switch with a constant on-resistance, without increasing its area. A time-domain comparator with a replica circuit for clock feed-through noise compensation is designed by using a highly differential digital architecture involving a small area. Its area is about 50% less than that of a conventional time-domain comparator. The proposed SA ADC is implemented by using a 0.18-µm 1-poly 6-metal CMOS process with a 1V supply. The measured DNL and INL are +0.44/-0.4 LSB and +0.71/-0.62 LSB, respectively. The SNDR is 55.43dB for a 99.01kHz analog input signal at a sampling rate of 200kS/s. The power consumption and core area are 5µW and 0.126mm2, respectively. The FoM is 47fJ/conversion-step.
- 2011-11-01
著者
-
Kim Sang-hun
Analog Integrated Circuit Lab. School Of Electronic Engineering Kumoh National Instisute Of Technology
-
Jang Young-chan
Analog Integrated Circuit Lab. School Of Electronic Engineering Kumoh National Instisute Of Technology
-
EO Ji-Hun
Analog Integrated Circuit Lab., School of Electronic Engineering, Kumoh National Instisute of Technology
-
Eo Ji-hun
Analog Integrated Circuit Lab. School Of Electronic Engineering Kumoh National Instisute Of Technology
-
JANG Young-Chan
Analog Integrate Circuit Lab., Kumoh National Institute of Technology, Gumi
関連論文
- A Swing Level Controlled Transmitter for Single-Ended Signaling with Center-Tapped Termination
- A Self-Calibrating Per-Pin Phase Adjuster for Source Synchronous Double Data Rate Signaling in Parallel Interface
- Erratum: A Swing Level Controlled Transmitter for Single-Ended Signaling with Center-Tapped Termination [IEICE Transactions on Electronics E93.C (2010) , No. 6 pp.861-863]
- A 1V 200kS/s 10-bit Successive Approximation ADC for a Sensor Interface
- Mirrored Serpentine Microstrip Lines for Reduction of Far-End Crosstalk
- An 8-Bit 100-kS/s CMOS Single-Ended SA ADC for 8×8 Point EEG/MEG Acquisition System
- An 8-Bit 100-kS/s CMOS Single-Ended SA ADC for 8×8 Point EEG/MEG Acquisition System