A Swing Level Controlled Transmitter for Single-Ended Signaling with Center-Tapped Termination
スポンサーリンク
概要
- 論文の詳細を見る
A swing level controlled voltage-mode transmitter is proposed to support a stub series-terminated logic channel with center-tapped termination. This transmitter provides a swing level control to support the diagnostic mode and improve the signal integrity in the absence of the destination termination. By using the variable parallel termination, the proposed transmitter maintains the constant output impedance of the source termination while the swing level is controlled. Also, the series termination using an external resistor is used to reduce the impedance mismatch effect due to the parasitic components of the capacitor and inductor. To verify the proposed transmitter, the voltage-mode driver, which provides eight swing levels with the constant output impedance of about 50Ω, was implemented using a 70nm 1-poly 3-metal DRAM process with a 1.5V supply. The jitter reduction of 54% was measured with the swing level controlled voltage-mode driver in the absence of the destination termination at 1.6-Gb/s.
- （社）電子情報通信学会の論文
- 2010-06-01
著者
-
JANG Young-Chan
Analog Integrated Circuit Lab., School of Electronic Engineering, Kumoh National Institute of Techno
-
Jang Young-chan
Analog Integrated Circuit Lab. School Of Electronic Engineering Kumoh National Institute Of Technolo
-
Jang Young-chan
Analog Integrated Circuit Lab. School Of Electronic Engineering Kumoh National Instisute Of Technology
関連論文
- A Self-Calibrating Per-Pin Phase Adjuster for Source Synchronous Double Data Rate Signaling in Parallel Interface
- A Swing Level Controlled Transmitter for Single-Ended Signaling with Center-Tapped Termination
- A Self-Calibrating Per-Pin Phase Adjuster for Source Synchronous Double Data Rate Signaling in Parallel Interface
- Erratum: A Swing Level Controlled Transmitter for Single-Ended Signaling with Center-Tapped Termination [IEICE Transactions on Electronics E93.C (2010) , No. 6 pp.861-863]
- A 1V 200kS/s 10-bit Successive Approximation ADC for a Sensor Interface
- Mirrored Serpentine Microstrip Lines for Reduction of Far-End Crosstalk
- An 8-Bit 100-kS/s CMOS Single-Ended SA ADC for 8×8 Point EEG/MEG Acquisition System