Heuristic Sizing Methodology for Designing High-Performance CMOS Level Converters with Balanced Rise and Fall Delays

スポンサーリンク

概要

• 論文の詳細を見る

• CMOS SoCs can reduce power consumption by adopting voltage scaling (VS) technologies, where the level converter (LC) is required between voltage domains to avoid dc current. However, the LC often induces high delay penalty and usually results in non-balanced rise and fall delays. Therefore, the performance of the LC strongly affects the effectiveness of VS technologies. In this paper, heuristic sizing methodology for designing a state-of-the-art LC is developed and proposed. Using the proposed methodology, we can design the LC to achieve high performance with balanced rise and fall delay times in a deterministic way.

• （社）電子情報通信学会の論文
• 2010-10-01

著者

• Chang Yu-juey

  Chung-cheng University

• WANG Jinn-Shyan

  the Dept. of Electrical Engineering, Chung-Cheng University

• YEH Chingwei

  the Dept. of Electrical Engineering, Chung-Cheng University

• Yeh Chingwei

  The Dept. Of Electrical Engineering Chung-cheng University

• Wang Jinn-shyan

  The Dept. Of Electrical Engineering Chung-cheng University

関連論文

• Heuristic Sizing Methodology for Designing High-Performance CMOS Level Converters with Balanced Rise and Fall Delays
• Design of High-Performance CMOS Level Converters Considering PVT Variations

スポンサーリンク