Multilevel Dual-Channel NAND Flash Memories with High Read and Program Verifying Speeds Utilizing Asymmetrically-Doped Channel Regions
スポンサーリンク
概要
- 論文の詳細を見る
The multilevel dual-channel (MLDC) not-AND (NAND) flash memories cell structures with asymmetrically-doped channel regions between the source and the drain were proposed to enhance read and program verifying speeds. The channel structure of the MLDC flash memories consisted of two different doping channel regions. The technical computer aided design simulation results showed that the designed MLDC NAND flash cell with asymmetrically-doped channel regions provided the high-speed multilevel reading with a wider current sensing margin and the high-speed program verifying due to the sensing of the discrete current levels. The proposed unique MLDC NAND flash memory device can be used to increase read and program verifying speed.
- 2010-05-01
著者
-
Kim Tae
Hanyang Univ. Seoul Kor
-
KWACK Kae
Hanyang University
-
Jang Sang
Hanyang University
-
Kwack Kae
Hanyang Univ. Seoul Kor
-
Lee Joung
Hanyang University
-
You Joo
Hanyang University
-
Kim Tae
Hanyang University
関連論文
- A design of temperature-compensated complementary metal-oxide semiconductor voltage reference sources with a small temperature coefficient (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A design of temperature-compensated complementary metal-oxide semiconductor voltage reference sources with a small temperature coefficient (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A 900mV Single-Stage Class-AB Amplifier for a Σ-Δ Modulator with the Switched-Opamp Technique
- A Novel 800mV Reference Current Source Circuit for Low-Power Low-Voltage Mixed-Mode Systems
- A Design of Temperature-Compensated Complementary Metal-Oxide Semiconductor Voltage Reference Sources with a Small Temperature Coefficient
- Multilevel Dual-Channel NAND Flash Memories with High Read and Program Verifying Speeds Utilizing Asymmetrically-Doped Channel Regions