A 300MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free Sense Amplifiers for Dual-Core Automotive Microcontrollers

スポンサーリンク

概要

• 論文の詳細を見る
• 2009-10-01

著者

• KAJIYAMA Shinya

  Central Research Laboratory, Hitachi, Ltd.

• FUJITO Masamichi

  Renesas Technology Corporation

• KASAI Hideo

  Renesas Technology Corporation

• MIZUNO Makoto

  Renesas Technology Corporation

• YAMAGUCHI Takanori

  Renesas Technology Corporation

• SHINAGAWA Yutaka

  Renesas Technology Corporation

• Kajiyama Shinya

  Central Research Laboratory Hitachi Ltd.

関連論文

• A 300MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free Sense Amplifiers for Dual-Core Automotive Microcontrollers
• A 300MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free Sense Amplifiers for Dual-Core Automotive Microcontrollers
• A Design of Constant-Charge-Injection Programming Scheme for AG-AND Flash Memories Using Array-Level Analytical Model

スポンサーリンク