Potential of MRAM and Technological Challenges
スポンサーリンク
概要
- 論文の詳細を見る
- 2002-09-01
著者
-
Yoda H.
Center For Semiconductor Research & Development Semiconductor Company Toshiba Corporation
-
HADA H.
System Devices Research Laboratories, NEC Corporation
-
TAHARA S.
System Devices Research Laboratories, NEC Corporation
-
SUGIBAYASHI T.
System Devices Research Laboratories, NEC Corporation
-
HADA H.
Silicon Systems Research Laboratories, NEC Corporation
-
MIURA S.
Silicon Systems Research Laboratories, NEC Corporation
-
NUMATA H.
Silicon Systems Research Laboratories, NEC Corporation
-
SUGIBAYASHI T.
Silicon Systems Research Laboratories, NEC Corporation
-
SAKIMURA N.
Silicon Systems Research Laboratories, NEC Corporation
-
HONDA Y.
Silicon Systems Research Laboratories, NEC Corporation
-
TAHARA S.
Silicon Systems Research Laboratories, NEC Corporation
-
Sakimura N.
Corporate Research & Development Center Toshiba Corporation
-
Sugibayashi T.
System Devices Research Laboratories Nec Corporation
-
Hada H.
System Devices Research Laboratories Nec Corporation
-
Tahara S.
System Devices Research Laboratories Nec Corporation
関連論文
- Process Integration of Low-Power and High-Speed 16Mb MRAM using Multi-Layer Yoke Wiring Technology
- Self-aligned MTJ etching technique using side walls for high-density 8F^2 MRAMs
- Recent Advancements in MRAM technologies
- Thermally Stable Magnetic Tunnel Junctions for High Density MRAM
- Potential of MRAM and Technological Challenges