スポンサーリンク
The Department Of Electronics Engineering And Institute Of Electronics National Chiao Tung Universit | 論文
- A Queue Manager Chip for Shared Buffer ATM Switches
- Delay-Optimal Technology Mapping for Hard-Wired Non-Homogeneous FPGAs (Special Section on VLSI Design and CAD Algorithms)
- An Efficient Architecture for Multicasting in Shared Buffer ATM Switches