An Efficient Architecture for Multicasting in Shared Buffer ATM Switches

スポンサーリンク

概要

• 論文の詳細を見る

• Multicast ATM switches are essential to support various types of services in the Broadband ISDN. In this paper we present an efficient architecture to support multicasting in shared buffer ATM switches. A lookahead technique is employed to resolve the head-of-line blocking problem in the multicast-queue approach, thus improving the throughput of the multicast traffic. The arbitration between multicast and unicast services is investigated to prevent the lookahead technique form increasing the multicast dominance. We show through performance and complexity comparisons that with a small hardware overhead over the multicast-queue approach, our architecture provides a throughput performance comparable to address-duplication or searchable-queue-based approaches.

• 社団法人電子情報通信学会の論文
• 1998-02-25

著者

• Lin Yu-sheng

  The Department Of Electronics Engineering And Institute Of Electronics National Chiao Tung Universit

• Shung C.bernard

  The Department Of Electronics Engineering And Institute Of Electronics National Chiao Tung Universit

関連論文

• A Queue Manager Chip for Shared Buffer ATM Switches
• Delay-Optimal Technology Mapping for Hard-Wired Non-Homogeneous FPGAs (Special Section on VLSI Design and CAD Algorithms)
• An Efficient Architecture for Multicasting in Shared Buffer ATM Switches

スポンサーリンク