Nozomu Togawa | Department of Computer Science and Engineering, Waseda University

スポンサーリンク

概要

• 同名の論文著者
• Department of Computer Science and Engineering, Waseda Universityの論文著者

関連著者

• Yanagisawa Masao

  Department Of Computer Science Waseda University

• Nozomu Togawa

  Department of Computer Science and Engineering, Waseda University

• Masao Yanagisawa

  Department of Electronic and Photonic Systems, Waseda University

• Tatsuo Ohtsuki

  Department of Computer Science and Engineering, Waseda University

• Yanagisawa M

  The Dept. Of Computer Science Waseda University

• Masao Yanagisawa

  School of Fundamental Science and Engineering Waseda University

• Masao Yanagisawa

  Waseda University

• Nozomu Togawa

  Waseda University

• Nozomu Togawa

  School of Fundamental Science and Engineering Waseda University

• Tatsuo Ohtsuki

  School of Fundamental Science and Engineering Waseda University

• Ryuta Nara

  Department of Computer Science and Engineering, Waseda University

• Sho Tanaka

  Department of Computer Science and Engineering, Waseda University

• Youhei Tsukamoto

  Department of Computer Science and Engineering, Waseda University

• Akira Ohchi

  School of Fundamental Science and Engineering Waseda University

• Shunitsu Kohara

  School of Fundamental Science and Engineering Waseda University

• Masashi Tawada

  Department of Computer Science and Engineering, Waseda University

• Hirokazu Kodera

  Waseda University

• Hiromine Yoshihara

  Department of Computer Science and Engineering, Waseda University

もっと見る 閉じる

著作論文

• Scan-based Attack against DES and Triple DES Cryptosystems Using Scan Signatures (Preprint)
• Energy-efficient High-level Synthesis for HDR Architectures
• Scan Vulnerability in Elliptic Curve Cryptosystems
• A Fault-Secure High-Level Synthesis Algorithm for RDR Architectures
• A Fast Selector-Based Subtract-Multiplication Unit and Its Application to Butterfly Unit
• Floorplan-Driven High-Level Synthesis for Distributed/Shared-Register Architectures
• A Fast Weighted Adder by Reducing Partial Product for Reconstruction in Super-Resolution
• Exact, Fast and Flexible L1 Cache Configuration Simulation for Embedded Systems

スポンサーリンク