Jun Young-hyun | Memory Division Samsung Electronics Corporation
スポンサーリンク
概要
関連著者
-
Jun Young-hyun
Memory Division Samsung Electronics Corporation
-
Kim Jin
Memory R&d Division Hynix Semiconductor Inc.
-
Hwang Hong-sun
Memory Division Samsung Electronics Corporation
-
Son Jong-pil
Memory Division Samsung Electronics Corporation
-
Ahn Woo
Memory Division Samsung Electronics Corporation
-
HAN Seung
Memory Division, Samsung Electronics Corporation
-
YAMADA Satoru
Memory Division, Samsung Electronics Corporation
-
MOON Byung-Sick
Memory Division, Samsung Electronics Corporation
-
PARK Churoo
Memory Division, Samsung Electronics Corporation
-
JANG Seong-Jin
Memory Division, Samsung Electronics Corporation
-
CHOI Joo
Memory Division, Samsung Electronics Corporation
-
JUN Young-Hyun
Memory Division, Samsung Electronics Corporation
-
KIM Soo-Won
Department of Electronics Engineering, Korea University
-
Kim Soo-won
Department Of Electronics Engineering Korea University
-
Park Churoo
Memory Division Samsung Electronics Corporation
-
Jang Seong-jin
Memory Division Samsung Electronics Corporation
-
Moon Byung-sick
Memory Division Samsung Electronics Corporation
-
Choi Joo
Memory Division Samsung Electronics Corporation
-
Kim Jin
Memory Division Samsung Electronics Corporation
-
Han Seung
Memory Division Samsung Electronics Corporation
-
Jun Young-Hyun
Memory Division, Samsung Electronics
-
Seo Seong-Young
College of Information and Communication Engineering, Sungkyunkwan Univesity
-
Chun Jung-Hoon
College of Information and Communication Engineering, Sungkyunkwan Univesity
-
Kwon Kee-Won
College of Information and Communication Engineering, Sungkyunkwan Univesity
-
Kong Bai-Sun
College of Information & Communication Engineering, Sungkyunkwan Univesity
-
Shin Won-Hwa
College of Information & Communication Engineering, Sungkyunkwan Univesity
-
Shin Won-Hwa
College of Information & Communication Engineering, Sungkyunkwan Univesity
著作論文
- An Area-Efficient, Low-VDD, Highly Reliable Multi-Cell Antifuse System Fully Operative in DRAMs
- Blind-oversampling adaptive oversample-level DFE receiver for unsynchronized global on-chip serial links
- An all-digital PLL with supply insensitive digitally controlled oscillator