Yoshida Noriyoshi | Faculty Of Information Sciences Hiroshima City University:oki Electric Co. Ltd.
スポンサーリンク
概要
- Yoshida Noriyoshiの詳細を見る
- 同名の論文著者
- Faculty Of Information Sciences Hiroshima City University:oki Electric Co. Ltd.の論文著者
関連著者
-
Koide T
Hiroshima Univ. Higashi‐hiroshima‐shi Jpn
-
Yoshida Noriyoshi
Faculty Of Information Sciences Hiroshima City University:oki Electric Co. Ltd.
-
Koide Tetsushi
Faculty Of Engineering Hiroshima University
-
YOSHIDA NORIYOSHI
Faculty of Engineering, Hiroshima University
-
Yoshida Noriyoshi
Faculty Of Engineering Hiroshima University
-
Suzuki Takeshi
Faculty of Agriculture, Kobe University
-
Katsura Yoshinori
Faculty of Engineering, Hiroshima University
-
Yamatani Katsumi
Information Systems Div., MAZDA Motor Corporation
-
Isomoto Kazunori
Technical Research Center (Hiroshima), MAZDA Motor Corporation
-
Mimasa Yoshiyasu
Faculty of Engineering, Hiroshima University
-
Koide Tetsushi
the Faculty of Engineering, Hiroshima University
-
Yoshida Noriyoshi
the Faculty of Engineering, Hiroshima University
-
Katsura Yoshinori
Faculty Of Engineering Hiroshima University
-
Mimasa Yoshiyasu
Faculty Of Engineering Hiroshima University
-
Isomoto Kazunori
Technical Research Center (hiroshima) Mazda Motor Corporation
-
Suzuki Takeshi
Faculty Of Engineering Hiroshima University
-
Yamatani Katsumi
Information Systems Div. Mazda Motor Corporation
著作論文
- Mixed Planar and H-V Over-the-Cell Routing for Standard Cells with Nonuniform Over-the-Cell Routing Capacities (Special Issue on Synthesis and Verification of Hardware Design)
- An Efficient Timing-Driven Global Routing Method for Standard Cell Layout (Special Issue on Synthesis and Verification of Hardware Design)
- A Floorplanning Method with Topological Constraint Manipulation in VLSI Building Block Layout (Special Section on VLSI Design and CAD Algorithms)
- A Graph Bisection Algorithm Based on Subgraph Migration (Special Section on VLSI Design and CAD Algorithms)
- An Optimal Channel Pin Assignment Algorithm for Hierarchical Building-Block Layout Design (Special Section on VLSI Design and CAD Algorithms)