WALKER Philip | Microelectronics Research Centre, Cavendish Laboratory, Cambridge University
スポンサーリンク
概要
- Walker Philip M.の詳細を見る
- 同名の論文著者
- Microelectronics Research Centre, Cavendish Laboratory, Cambridge Universityの論文著者
関連著者
-
Uno Shigeyasu
School Of Mathematical Sciences Claremont Graduate University
-
WALKER Philip
Microelectronics Research Centre, Cavendish Laboratory, Cambridge University
-
MIZUTA Hiroshi
Tokyo Institute of Technology
-
Mizuta Hiroshi
Tokyo Institute of Technology, 2-12-1 O-Okayama, Meguro-ku, Tokyo 152-8552, Japan
-
Walker Philip
Microelectronics Research Centre, Cavendish Laboratory, Cambridge University, Cambridge, CB3 0HE, U.K.
-
Uno Shigeyasu
School of Mathematical Sciences, Claremont Graduate University, 710 N College Avenue, Claremont, CA 91711, U.S.A.
著作論文
- Simulation Study of the Dependence of Submicron Polysilicon Thin-Film Transistor Output Characteristics on Grain Boundary Position
- Simulation Study of the Dependence of Submicron Polysilicon Thin-Film Transistor Output Characteristics on Grain Boundary Position