Tsai Chia-chun | Dept. Of Computer Science And Information Eng. Nanhua University
スポンサーリンク
概要
関連著者
-
Lee Trong-yen
Graduate Institute Of Computer And Communication National Taipei University Of Technology
-
Tsai Chia-chun
Dept. Of Computer Science And Information Eng. Nanhua University
-
WU Jan-Ou
Department of Electronic Engineering, De Lin Institute of Technology
-
KUO Chung-Chieh
Graduate Institute of Computer and Communication, National Taipei University of Technology
-
Wu Jan-ou
Department Of Electronic Engineering De Lin Institute Of Technology
-
Kuo Chung-chieh
Graduate Institute Of Computer And Communication National Taipei University Of Technology
-
WU Jan-Ou
Graduate Institute of Computer and Communication, National Taipei University of Technology
-
Tsai Chia-chun
Department Of Computer Science And Information Engineering Nanhua University
著作論文
- GDME : Grey Relational Clustering Applied to a Clock Tree Construction with Zero Skew and Minimal Delay
- Zero-Skew Driven Buffered RLC Clock Tree Construction(VLSI Design Technology and CAD)
- Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield Improvement