VACED-SIM: A Simulator for Scalability Prediction in Large-Scale Parallel Computing

スポンサーリンク

概要

• 論文の詳細を見る

• Scaling up the system size has been the common approach to achieving high performance in parallel computing. However, designing and implementing a large-scale parallel system can be very costly in terms of money and time. When building a target system, it is desirable to initially build a smaller version by using the processing nodes with the same architecture as those in the target system. This allows us to achieve efficient and scalable prediction by using the smaller system to predict the performance of the target system. Such scalability prediction is critical because it enables system designers to evaluate different design alternatives so that a certain performance goal can be successfully achieved. As the de facto standard for writing parallel applications, MPI is widely used in large-scale parallel computing. By categorizing the discrete event simulation methods for MPI programs and analyzing the characteristics of scalability prediction, we propose a novel simulation method, called virtual-actual combined execution-driven (VACED) simulation, to achieve scalable prediction for MPI programs. The basic idea behind is to predict the execution time of an MPI program on a target machine by running it on a smaller system so that we can predict its communication time by virtual simulation and obtain its sequential computation time by actual execution. We introduce a model for the VACED simulation as well as the design and implementation of VACED-SIM, a lightweight simulator based on fine-grained activity and event definitions. We have validated our approach on a sub-system of Tianhe-1A. Our experimental results show that VACED-SIM exhibits higher accuracy and efficiency than MPI-SIM. In particular, for a target system with 1024 cores, the relative errors of VACED-SIM are less than 10% and the slowdowns are close to 1.

著者

• XU Xinhai

  State Key Laboratory of High Performance Computing, National University of Defense Technology

• Yang Xuejun

  State Key Laboratory of High Performance Computing, National University of Defense Technology

• GUO Xiaowei

  State Key Laboratory of High Performance Computing, National University of Defense Technology

• LIN Yufei

  State Key Laboratory of High Performance Computing, National University of Defense Technology

関連論文

• Hamming network circuits based on CMOS/memristor hybrid design
• VACED-SIM: A Simulator for Scalability Prediction in Large-Scale Parallel Computing

スポンサーリンク