Bit parallel - iterative circuit for robotic application
スポンサーリンク
概要
- 論文の詳細を見る
The real time anticipation of robotic task is important in finding and correcting the error in CPU of robot, which may designed using by bit parallel-iterative CORDIC circuit. This paper proposed pass transistor logic based multiplexer, register, full adder and basic logic gates that are implemented into bit parallel-iterative CORDIC basic circuits. The circuits are designed using by DSCH2 CAD tool and layout are generated by microwind 3 CAD tool. The parameter analysis done by BSIM4 analyzer. The CPL CORDIC circuit is compared with conventional and CMOS CORDIC circuits that give better performance in terms of speed, power consumption and area. The analyses are extended to Fast Fourier Transformation (FFT).
著者
-
Wong EK
Faculty of Engineering and Technology, Multimedia University
-
Senthilpari C.
Faculty of Engineering and Technology, Multimedia University
-
Velrajkumar Pitchandi
Faculty of Engineering and Technology, Multimedia University
-
Ramanamurthy G.
Faculty of Engineering and Technology, Multimedia University
関連論文
- A new 6-T multiplexer based full-adder for low power and leakage current optimization
- Bit parallel - iterative circuit for robotic application
- Vector quantized signal dependant Delta-Sigma modulator based high performance three-phase switching converter