Platform-Based Design for the Low Complexity and High Performance De-Interlacing System

スポンサーリンク

概要

• 論文の詳細を見る

• With the development of digital TV system, how to display the NTSC signal in digital TV system is a problem. De-interlacing is an algorithm to solve it. In previous papers, using motion compensation (MC) method for de-interlacing needs lots of computation complexity and it is not easy to implement in hardware. In this paper, a content adaptive de-interlacing algorithm is proposed. Our algorithm is based on the motion adaptive (MA) method which combines the advantages of intra-field and inter-field method. We propose a block type decision mechanism to predict the video content instead of a blind processing with MC method throughout the entire frame. Additionally, in intra-field method, we propose the edge-base adaptive weight average (EAWA) method to achieve a better performance and smooth the edge and stripe. In order to demonstrate our algorithm, we implement the de-interlacing system on the DSP platform with thorough complexity analysis. Compared to MC method, we not only achieve higher video quality in objective and subjective view, but also consume lower computation power. From the profiling on CPU run-time analysis, the proposed algorithm is only one-fifth of MC method. At the DSP demonstration board, the saving ratio is about 54% to 96%.

著者

• TSAI Tsung-Han

  Department of Electrical Engineering, National Central University

• LIN Hsueh-Liang

  Department of Electrical Engineering, National Central University

関連論文

• Platform-Based Design for the Low Complexity and High Performance De-Interlacing System
• Platform-Based Design for the Low Complexity and High Performance De-Interlacing System
• A Configurable Common Filterbank Processor for Multi-Standard Audio Decoder(Digital Signal Processing)
• VLSI Design for Embedded Digital Watermarking JPEG Encoder Based on Digital Camera System(VLSI Design Technology and CAD)

スポンサーリンク