A Methodology for the Design of MOS Current-Mode Logic Circuits

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, a design methodology for the minimization of various performance metrics of MOS Current-Mode Logic (MCML) circuits is described. In particular, it allows to minimize the delay under a given power consumption, the power consumption under a given delay and the power-delay product. Design solutions can be evaluated graphically or by simple and effective automatic procedures implemented within the MATLAB environment. The methodology exploits the novel concepts of crossing-point current and crossing-point capacitance. A useful feature of it is that it provides the designer with useful insights into the dependence of the performance metrics on design variables and fan-out capacitance. The methodology was validated by designing several MCML circuits in an IBM 130nm CMOS process.

著者

• CARUSO Giuseppe

  Dipartimento di Ingegneria Elettrica, Elettronica e delle Telecomunicazioni, Università di Palermo

• MACCHIARELLA Alessio

  Dipartimento di Fisica della Materia e Ingegneria Elettronica, Università di Messina

関連論文

• A Methodology for the Design of MOS Current-Mode Logic Circuits
• A Methodology for the Design of MOS Current-Mode Logic Circuits

スポンサーリンク