A hierarchical and parallel SoC architecture for vision procesor

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a hierarchical and parallel SoC (System on Chip) architecture for vision processor. The vision computing is divided into 3 task level parallel computing modules, which are vision decision, feature reorganization (or pattern generation), feature extraction. In the proposed architecture, there are two separately buses to integrate the 3 computing modules, and also the new interrupt for RISC processor to implement the synchronization between the hardware modules and software. The human-face detecting and tracking application demo has been mapped on the proposed architecture and verified on the FPGA. Architecture performance is also analyzed to show the proposed is more suitable for vision applications with higher image resolution.

著者

• Mei Kuizhi

  Institute of Artificial Intelligence and Robotics, University of Xian Jiaotong

• Zhang Bin

  Institute of Artificial Intelligence and Robotics, University of Xian Jiaotong

• Ge Chenyang

  Institute of Artificial Intelligence and Robotics, University of Xian Jiaotong

関連論文

• A hierarchical and parallel SoC architecture for vision procesor
• Effects of Nuclear-Presenting-Macrophage Colony-Stimulating Factor on the Process of Malignancy
• TGF-β1-induced PI3K/Akt/NF-κB/MMP9 signalling pathway is activated in Philadelphia chromosome-positive chronic myeloid leukaemia hemangioblasts
• A novel high-voltage trench gate insulated gate bipolar transistor with diffusion remnant layer

スポンサーリンク