A Novel Fingerprint SoC with Bit Serial FPGA Engine

スポンサーリンク

概要

• 論文の詳細を見る

• The paper presents firstly a novel system-on-chip (SoC) architecure consisting of a 32-bit RISC processor, on-chip memory, state-of-the art IPs and embedded full-custom bit serial FPGA(BSFPGA) I/O interface. The system inherits the compatibility of AMBA architecture, the flexibility of BSFPGA, so that it can be used for various types of applications without any additional I/O pins. Example application is to realize fingerprint authentication system in a chip. The paper presents secondly design flow for SoC, including a full-custom block. With RTL model for BSFPGA, it enables a timing simulation of the total system in RTL level and a timing verification in transistor level.

著者

• Kunieda Hiroaki

  Tokyo Institute Of Technology

• WANG YIWEN

  Tokyo Institute of Technology

• LI DONGJU

  Tokyo Institute of Technology

• ISSHIKI TSUYOSHI

  Tokyo Institute of Technology

関連論文

• A Clock and Data Recovery PLL for Variable Bit Rate NRZ Data Using Adaptive Phase Frequency Detector(Analog Circuit and Device Technologies)
• A Novel Fingerprint SoC with Bit Serial FPGA Engine (特集:システムLSIの設計技術と設計自動化)
• A Novel Fingerprint SoC with Bit Serial FPGA Engine
• A Unified Performance Estimation Method for Hardware and Software Components in Multiprocessor System-On-Chips

スポンサーリンク