A Method of Software Development Tool and Hardware Generation for ASIP with a Co-processor based on the Derivative ASIP Approach (Preprint)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a processor design method using the Derivative ASIP approach is introduced. The concept of Derivative ASIP is basically to develop an ASIP architecture based on existing GPP processor architecture in order to diminish the design effort and shorten the design time. In this approach, the base processor architecture can be enhanced with more co-processor/instruction extensions quickly since all the required development tools have been available for the base processor. In order to support the Derivative ASIP approach, a new tool called the Co-processor/Instruction Extension Generator Tool is developed. This tool generates complementary files suitable for updating the base processor architecture with co-processor/instruction extensions. A complete set of software development tools consisting of a compiler, assembler, disassembler, linker, debugger, simulator and also hardware implementation for the modified ASIP architecture can be generated automatically by using these complementary files. With our proposed tool, a new co-processor/instruction extension can be designed and added to the base architecture more easily. It contributes to the reduction of the architecture exploration time in the design stage. Derivative ARM ASIP architecture enhanced with instruction extensions for the AES algorithm and a co-processor for the fingerprint navigation algorithm is given to demonstrate the effectiveness of our approach.------------------------------This is a preprint of an article intended for publication Journal ofInformation Processing(JIP). This preprint should not be cited. Thisarticle should be cited as: Journal of Information Processing Vol.22(2014) No.2 (online)------------------------------
- 2014-02-15
著者
-
Tsuyoshi Isshiki
Kunieda-Isshiki Laboratory, Department of Communications and Computer Engineering, Tokyo Institute of Technology
-
Agus Bejo
Kunieda-Isshiki Laboratory, Department of Communications and Computer Engineering, Tokyo Institute of Technology
-
Dongju Li
Kunieda-Isshiki Laboratory, Department of Communications and Computer Engineering, Tokyo Institute of Technology
-
Hiroaki Kunieda
Kunieda-Isshiki Laboratory, Department of Communications and Computer Engineering, Tokyo Institute of Technology
関連論文
- Flexible and High Performance ASIPs for Pixel Level Image Processing and Two Dimensional Image Processing (Preprint)
- Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology
- A Unified Performance Estimation Method for Hardware and Software Components in Multiprocessor System-On-Chips
- A Method of Software Development Tool and Hardware Generation for ASIP with a Co-processor based on the Derivative ASIP Approach (Preprint)