A High-Performance Architecture of Motion Adaptive De-interlacing with Reliable Interfield Information(Image)

概要

論文の詳細を見る
Scene changes occur frequently in film broadcasting, and tend to destabilize the performance with blurred, jagged, and artifacts effects when de-interlacing methods are utilized. This paper presents an efficient VLSI architecture of video de-interlacing with considering scene change to improve the quality of video results. This de-interlacing architecture contains three main parts. The first is scene change detection, which is designed based on examining the absolute pixel difference value of two adjacent even or odd fields. The second is background index mechanism for classifying motion and non-motion pixels of input field. The third component, spatial-temporal edge-based median filter, is used to deal with the interpolation for those motion pixels. Comparing with the existed de-interlacing approaches, our architecture design can significantly ameliorate the PSNRs of the video sequences with various scene changes; for other situations, it also maintains better performances. The proposed architecture has been implemented as a VLSI chip based on UMC0.18-μm CMOS technology process. The total gate count is 30114 and its layout area is about 710×710-μm. The power consumption is 39.78mW at working frequency 128.2MHz, which is able to process de-interlacing for HDTV in real-time.
社団法人電子情報通信学会の論文
2007-11-01