Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2^n,2^<n+1>-1,2^n-1)
スポンサーリンク
概要
- 論文の詳細を見る
- 2008-07-01
著者
-
Sheu Ming-hwa
Graduate School Of Engineering Science And Technology National Yunlin University Of Science & Te
-
Sheu Ming-hwa
Graduate School Of Engineering Science And Technology National Yunlin University Of Science And Tech
-
LIN Su-Hon
Graduate School of Engineering Science and Technology, National Yunlin University of Science and Tec
-
WANG Chao-Hsiang
Graduate School of Engineering Science and Technology, National Yunlin University of Science and Tec
-
Wang Chao-hsiang
Graduate School Of Engineering Science And Technology National Yunlin University Of Science And Tech
-
Lin Su-hon
Graduate School Of Engineering Science And Technology National Yunlin University Of Science And Tech
関連論文
- An efficient convolution interpolation kernel for digital image scaling
- A High-Performance Architecture of Motion Adaptive De-interlacing with Reliable Interfield Information(Image)
- Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2^n,2^-1,2^n-1)
- Low Power Pulse Generator Design Using Hybrid Logic
- A Low Complexity Low Power Signal Transition Detector Design for Self-Timed Circuits
- Low Complexity Dual-Mode Pulse Generator Designs