FLASH : Fast and Scalable Table-Lookup Engine Architecture for Telecommunications

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents an architecture for a table-lookup (TLU) engine that allows the real-time operation of complicated TLU for telecommunications, such as the longest prefix match (LPM) and the long-bit match in packet classification. The engine consists of many CAM (Content Addressable Memory) chips, which are classified into several groups. When actual TLU is performed, the entries in each CAM group are searched simultaneously, and the best entry candidate in each group is selected by an intra-group arbiter. The final output, the entry desired, is decided by an inter group arbiter that selects one group. This hierarchical structure of arbitration is the key to the scalability of the engine. To accelerate the operation speed of the engine, we introduce a novel mechanism called "hit-flag look-ahead" that sends a hit-flag signal from each matched CAM chip to the inter group arbiter before each intra group arbiter calculates the best CAM output in the group. We show that a TLU engine based on the above architecture achieves significantly fast performance compared to engines based on conventional techniques, especially in the case of a large number of entries with long-bit matching. Furthermore, our architecture can realize an 33.3 Mlps (lookups per second) within a 128 bit 300,000-entry table at wire speed.

• 社団法人電子情報通信学会の論文
• 2002-10-01

著者

• Miyazaki Toshiaki

  Ntt Network Innovation Laboratories

• HAYASHI Tsunemasa

  NTT Network Innovation Laboratories

関連論文

• Hierarchical Location Management Scheme Based on Collaboration of Mobile Nodes(Mobile Networking)(Internet Technology IV)
• A Randomized Online Algorithm for the File Caching Problem
• Passive Packet Loss Measurement Employing the IP Packet Feature Extraction Technique(Traffic Measurement and Analysis)(New Thechnologies and their Applications of the Internet)
• An Approach to Adaptive Network
• FLASH : Fast and Scalable Table-Lookup Engine Architecture for Telecommunications
• Simplified Routing Procedure for a CAD-Verified FPGA (Special Section on VLSI Design and CAD Algorithms)
• Active Anycast Technique that Achieves Capacity-Aware Load Balancing for Heterogeneous IP Networks(Internet)
• A High Time-Resolution Traffic Monitoring System(Traffic Measurement and Analysis)(New Thechnologies and their Applications of the Internet)

スポンサーリンク