A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI
スポンサーリンク
概要
著者
-
Fujihashi Chugo
Department Of Applied Computer Science Faculty Of Engineering Tokyo Polytechnic University
-
Yukiya Tokio
Department of Applied Computer Science, Faculty of Engineering, Tokyo Polytechnic University
-
Fujihashi Chugo
Tokyo Polytechnic Univ.
-
Yukiya Tokio
Department Of Applied Computer Science Faculty Of Engineering Tokyo Polytechnic University
関連論文
- Parallel Read-Out High-Speed Input Buffer ATM Switch Architectures
- A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI
- Electron and Hole Current Switching n-i-p-Type Semiconductor Quantum Dot Transistor
- All Error Detecting Modified Hamming Codes for Ideal Optical Channel and Application to Practical System
- Nanometer Trench Fabricated by Atomic Force Microscopy