A-1-48 A Switched-Voltage Delay Cell with Differential Inputs
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人電子情報通信学会の論文
- 2001-03-07
著者
-
MURAO Kenji
Faculty of Engineering, University of Miyazaki
-
Matsumoto Hiroki
The Faculty Of Engineering Miyazaki University
-
Murao Kenji
The Faculty Of Engineering Miyazaki University
-
Murao Kenji
Faculty Of Engineering University Of Miyazaki
-
Matsumoto Hiroki
Faculty of Engineering, Miyazaki University
-
SHI Xiaojing
The Circuit Laboratory, Faculty of Engineering, Miyazaki University
-
Shi Xiaojing
Faculty of Engineering, Miyazaki University
-
Shi Xiaojing
The Circuit Laboratory Faculty Of Engineering Miyazaki University
関連論文
- Low-Voltage, Wide-Common-Mode-Range and High-CMRR CMOS OTA
- Design of CMOS OTAs for Low-Voltage and Low-Power Application
- Multiple-Valued Neuro-Algebra
- A Model of Neurons with Unidirectional Linear Response
- Multiple-Valued Static Random-Access-Memory Design and Application : Special Issue on Multiple-Valued integrated Circuits
- A Switched-Voltage Delay Cell with Differential Inputs and Its Applications
- A-1-48 A Switched-Voltage Delay Cell with Differential Inputs
- An Accurate Offset- and Gain-Compensated Sample/Hold Circuit