VLSI-Oriented Input and Output Buffered Switch Architecture for High-Speed ATM Backbone Nodes (Special Issue on High Speed Local Area Network )
スポンサーリンク
概要
- 論文の詳細を見る
Asynchronous Transfer Mode (ATM) is a promised bearer transmission service for high speed multimedia LAN. Recently, high speed multimedia ATM LAN products have been available. Therefore, in order to interconnect them, the multimedia backbone LAN, which has the expandable high throughput over 10Gbps, supporting multicast, multi-QoS, and many interfaces including 622Mbps, will be widely required. In this paper, the VLSI oriented input and output buffered switch architecture is proposed as the hardware architecture for multimedia backbone switch node. This paper describes that the chip set consisting of four VLSIs, that is, the switch element, the switch access, the distributor/arbiter, and the multiplexer/demultiplexer, can realize the backbone switch core, and the main specifications required to each VLSI are derived.
- 社団法人電子情報通信学会の論文
- 1996-05-25
著者
-
Ohba Yoshihiro
Rampd Center Toshiba Corp.
-
KAMATANI Yukio
RampD Center, TOSHIBA CORP.
-
SHIMOJO Yoshimitsu
RampD Center, TOSHIBA CORP.
-
ISE Koutarou
RampD Center, TOSHIBA CORP.
-
MOTOYAMA Masahiko
RampD Center, TOSHIBA CORP.
-
SAITO Toshitada
Semiconductor Device Engineering Lab., TOSHIBA CORP.
-
伊藤 恒太郎
(株)東芝研究開発センター
-
Motoyama Masahiko
Rampd Center Toshiba Corp.
-
Shimojo Yoshimitsu
Rampd Center Toshiba Corp.
-
Ise Koutarou
Rampd Center Toshiba Corp.
-
Kamatani Y
Rampd Center Toshiba Corp.
-
Saito Toshitada
Semiconductor Device Engineering Lab. Toshiba Corp.
関連論文
- VLSI-Oriented Input and Output Buffered Switch Architecture for High-Speed ATM Backbone Nodes (Special Issue on High Speed Local Area Network )
- 可変しきい値法によるセル優先制御方式