An Analytical Modeling of Three Primary Wiring Capacitance Components for Multi-Layer Interconnect Structure
スポンサーリンク
概要
- 論文の詳細を見る
Three primary wiring capacitance components for multi-layer interconnect structure in sub-micron LSI were analyzed by using 2D/3D simulators, and an influence of neighboring wiring was investigated as a three-body problem. The investigated neighboring wiring are three kinds, and they are same-layer, upper-layer and under-layer wiring. An analytical model of each capacitance component was proposed for LPE (Layout Parameter Extraction) system, and its accuracy and application limit were discussed. This new model can estimate each capacitance component of complicated interconnect structure within ±20% error.
- 社団法人電子情報通信学会の論文
- 1995-12-25
著者
-
KUROSAWA Susumu
ULSI Device Development Laboratories, NEC Corporation
-
Kurosawa Susumu
Ulsi Device Development Laboratories Nec Corporation
関連論文
- The Most Essential Factor for High-Speed, Low-Power 0.35 μm Complementary Metal-Oxide-Semiconductor Circuits Fabricated on Separation-by-Implanted-Oxygen (SIMOX) Substrates
- An Analytical Modeling of Three Primary Wiring Capacitance Components for Multi-Layer Interconnect Structure