Pattern Generation for Locating Logic Design Errors
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents techniques for generating the input patterns for locating logic design errors (PLE's) by Boolean function manipulation based on binary decision diagrams (BDD's). One PLE has one Boolean variable X or X^^-and constant values. A primary output of a correct circuit takes value X, while the designed circuit takes either 0 or 1. By using PLE's, the X-algorithms locate single or multiple logic design errors in a combinational circuit. Although PLE's play the most important role in the X-algorithms, the condition under which PLE's exist has not been formalized. This paper gives a formal analysis on the existence condition of PLE's. It is shown that the condition is always satisfied by incorporating another type of PLE. From the condition, an implicit representation of PLE's is derived. In addition, two kinds of approaches are presented for generating PLE's by Boolean function manipulation based on BDD's. One is an approach for generating all the existing PLE's. The other is a heuristic approach to obtain a limited number of PLE's in a short time. Both approaches generate PLE's including don't cares. Incorporating them, a compact representation of PLE is achieved. Experimental results have shown the compactness of the proposed representations and the availability of the pattern generation techniques.
- 社団法人電子情報通信学会の論文
- 1994-05-25
著者
-
Tomita M
Tohoku Women's Junior College
-
Tomita Masahiro
The Graduate School of Science and Technology, Kobe University
-
Suganuma Naoaki
The Graduate School of Science and Technology, Kobe University
-
Hirano Kotaro
The Graduate School of Science and Technology, Kobe University
-
Suganuma Naoaki
The Graduate School Of Science And Technology Kobe University
-
Hirano K
Tohoku Univ. Sendai‐shi Jpn
関連論文
- Isomers and Homologues of L-Glutamic Acid 5-n-Butyl Ester as Promoters of Sediment Formation in Raw Soy Sauce
- Purification and Identification of the Promoter of Sediment Formation from Raw Soy Sauce by Heating
- Pattern Generation for Locating Logic Design Errors
- Reconfigurable Machine and Its Application to Logic Simulation (Special Section on VLSI Design and CAD Algorithms)