Development of an IP Library of IEEE-754-Standard Single-Precision Floating-Point Dividers(IP Design)(<Special Section>VLSI Design and CAD Algorithms)

スポンサーリンク

概要

• 論文の詳細を見る

• Floating-point units (FPUs) are indispensable in processors, SD-graphic engines, etc. To improve design productivity of these LSIs, FPU IPs are strongly desired. However, it is impossible to cover wide range of needs by an FPU IP, because there are various kind of options in specifications (e.g., operating frequency, latency, and ability of pipeline operation) and implementations (e.g., hardware algorithms). Thus, multiple IPs are needed even for the same functionality. In this paper, we propose to build an IP Library which consists of large number of FPU IPs with various kind of specifications and implementations, and which has catalogue data that shows not only specifications but also post-layout area and power dissipation of each IP. As the first step of the project, we have developed an IP Library targeted to Rohm 0.35 μm triple-metal process, which consists of 20 IPs for IEEE-754-standard single-precision floating-point division with 5 operating frequencies (50MHz, 75MHz, 100MHz, 125MHz, and 150MHz), with two options whether pipelined or not, and with two hardware algorithms (the restoring method and the SRT method). We have also developed a catalogue for the IP Library, which shows post-layout area and power dissipation as well as specification of each IP. We have introduced two metrics "performance-area ratio (MFLOPS/mm^2)" and "performance-power ratio (MFLOPS/W)" to afford a good insight into efficiency of implementations. From the catalogue data, the restoring method is, on the average, 1.4 times and 2.3 times better than the SRT method in terms of performance-area ratio and performance-power ratio, respectively. The developed catalogue is usable not only for selection of the optimal IP for a specific application, but also for quantitative analysis at the early stage of architecture design. It is also expected that the catalogue data based on an actual process technology is valuable for education.

• 社団法人電子情報通信学会の論文
• 2003-12-01

著者

• Kawano Yoichi

  Faculty Of Information Sciences Hiroshima City University:(present Address)rohm Co. Ltd.

• Ochi Hiroyuki

  Faculty Of Information Sciences Hiroshima City University

• SUZUKI Tatsuya

  Faculty of Information Sciences, Hiroshima City University

• MATSUNAGA Sayaka

  Faculty of Information Sciences, Hiroshima City University

• TSUDA Takao

  Faculty of Information Sciences, Hiroshima City University

• Tsuda Takao

  Faculty Of Engineering Osaka University

• Matsunaga Sayaka

  Faculty Of Information Sciences Hiroshima City University:(present Address)raytron Inc.

• Suzuki Tatsuya

  Faculty Of Computer Science And Systems Engineering Kyushu Institute Of Technology:(present Office)d

• Suzuki Tatsuya

  Faculty Of Information Sciences Hiroshima City University:(present Address)fujitsu Digital Technolog

関連論文

• Formal Design Verification of Combinational Circuits Specified by Recurrence Equations (Special Issue on Synthesis and Verification of Hardware Design)
• Development of an IP Library of IEEE-754-Standard Single-Precision Floating-Point Dividers(IP Design)(VLSI Design and CAD Algorithms)
• Functional Analysis of Internal Moving Organs Using Super-Resolution Echography
• A Novel ATPG Method for Capture Power Reduction during Scan Testing(Dependable Computing)
• Datapath-Layout-Driven Design for Low-Power Standard-Cell LSI Implementation(Special Section on VLSI Design and CAD Algorithms)
• 数値シミュレーション Multidimensional Uniformity of Pseudorandom and Quasirandom Sequences

スポンサーリンク