A Video-Rate 10-b Triple-Stage Bi-CMOS A/D Converter (Special Issue on Multimedia, Analog and Processing LSIs)

概要

論文の詳細を見る
This paper describes the circuit design and experimental results of a video-rate 10-b analog-to-digital converter (ADC) suitable for consumer video products, such as high-definition TV sets. Triple-stage conversion scheme combined with two new conversion methods, "Dynamic Sliding Reference Method" and "Triangular Interpolation Method," and an internal Bi-CMOS Sample/Hold circuit have been developed. These conversion methods require no adjustment circuit to fit reference voltages between conversion stages and realize small active area. As a result, a maximum conversion frequency of 16 MHz, acceptable SNRs of 56 dB and 48 dB for 10 kHz and 8 MHz input frequency respectively and small DNLE of 0.75 LSB have been achieved. This ADC is fabricated with 1.2μm Bi-CMOS technology and integrates very small number of bipolar transistors of 2 K on a small active area of 2.5×2.7 mm^2 and consumes 350 mW.
社団法人電子情報通信学会の論文
1994-12-25