An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter
スポンサーリンク
概要
- 論文の詳細を見る
- 2013-02-01
著者
-
Yoshimoto Masahiko
The Department Of Electrical And Electric Engineering Kanazawa Univeresity
-
Kawaguchi Hiroshi
The Department Of Radiology St.marianna University School Of Medicine Yokohama-shi Seibu Hospital
-
KONISHI Toshihiro
the Department of Computer Science and Systems Engineering, Kobe University
-
OKUNO Keisuke
the Department of Computer Science and Systems Engineering, Kobe University
-
IZUMI Shintaro
the Department of Computer Science and Systems Engineering, Kobe University
関連論文
- VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
- Transcatheter Arterial Embolization for Impending Rupture of an Isolated Internal Iliac Artery Aneurysm Complicated with Disseminated Intravascular Coagulation
- A Low Power Media Processor Core Performable CIF30fr/s MPEG4/H26x Video Codec
- An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter
- A Second-Order All-Digital TDC with Low-Jitter Frequency Shift Oscillators and Dynamic Flipflops