Efficient Cut Enumeration Heuristics for Depth-Optimum Technology Mapping for LUT-Based FPGAs

スポンサーリンク

概要

• 論文の詳細を見る

• Recent technology mappers for LUT based FPGAs employ cut enumeration. Although many cuts are often needed to find a good network, enumerating all the cuts with large size consumes a lot of run-time. Existing algorithms employ the bottom-up merging which calculates Cartesian products of the fanins cuts for each node. The number of cuts is much smaller than the size of the Cartesian products in most cases. Thus, the existing algorithms are inefficient. Furthermore, the number of cuts exponentially increases with the size of cuts, that makes the run-time much longer. Several algorithms to enumerate not all the cuts but partial cuts have been presented [8],[9], but they tend to disturb the quality of networks. This paper presents two algorithms to enumerate cuts; an exhaustive enumeration and a partial enumeration. Both of them are efficient because they do not employ the bottom-up merging. The partial enumeration reduces the number of enumerated cuts with a guarantee that a depth-minimum network can be constructed. The experimental results show that the exhaustive enumeration runs about 5 and 13 times faster than the existing bottom-up algorithm [12] for K=8, 9 respectively, while keeping the same results. On the other hand, the partial enumeration runs about 9 and 29 times faster than the existing algorithm for K =8, 9, respectively. The average area of networks derived by the sets of cuts enumerated by the partial enumeration is only 4% larger than that derived with using all the cuts, and the depth is the same.

• （社）電子情報通信学会の論文
• 2009-12-01

著者

• MATSUNAGA Yusuke

  Kyushu University

• TAKATA Taiga

  Kyushu University

• Takata Taiga

  Kyushu Univ. Fukuoka‐shi Jpn

関連論文

• Technology Mapping Technique for Increasing Throughput of Character Projection Lithography(Lithography-Related Techniques,Fundamentals and Applications of Advanced Semiconductor Devices)
• Cell Library Development Methodology for Throughput Enhancement of Character Projection Equipment (CAD, VLSI Design Technology in the Sub-100nm Era)
• Efficient Cut Enumeration Heuristics for Depth-Optimum Technology Mapping for LUT-Based FPGAs
• Area Recovery under Depth Constraint for Technology Mapping for LUT-based FPGAs

スポンサーリンク