Fixed Point Data Type Modeling for High Level Synthesis
スポンサーリンク
概要
- 論文の詳細を見る
A methodology to automatically convert fixed point data type representations into integer data types for high level synthesis is presented in this work. Our method converts all major C operations using fixed point data types into integer data types, models quantization and overflow modes, type conversion and casting. The conversion rule for each operation is described in detail as well as a regression test environment with 600 test cases to validate the method and to verify the correctness of each conversion compared to the same cases written in SystemC. The test environment converts each test case with fixed point data types into integer data types and synthesizes them with a high level synthesis tool to generate RTL. An RTL simulation is ran and the results in turn compared to the SystemCs OSCI simulation. For all of the 600 test cases the RTL simulation results matched the SystemC results proving that each conversion is accurately modeled. A larger real test case is also presented to validate the conversion method in a complex case.
- 2010-03-01
著者
-
Iguchi Yusuke
Nec Corp. Central Research Labs Eda R&d Center
-
Carrion Schafer
Nec Corp. Central Research Labs Eda R&d Center
-
Iguchi Yusuke
Nec Corp. Central Res. Labs Eda R&d Center Kawasaki‐shi Jpn
-
WAKABAYASHI Kazutoshi
NEC Corporation
-
TAKAHASHI Wataru
NEC Corp. Central Research Labs EDA R&D Center
-
NAGATANI Shingo
NEC Corp. Central Research Labs EDA R&D Center
-
Nagatani Shingo
Nec Corp. Central Research Labs Eda R&d Center
-
Wakabayashi Kazutoshi
Nec Corp. Central Research Labs Eda R&d Center
-
Takahashi Wataru
Nec Corp. Central Research Labs Eda R&d Center
関連論文
- High-level Synthesis Challenges for Mapping a Complete Program on a Dynamically Reconfigurable Processor
- Fixed Point Data Type Modeling for High Level Synthesis
- Max-Flow Scheduling in High-Level Synthesis(VLSI Design Technology and CAD)
- Unified Representation for Speculative Scheduling : Generalized Condition Vector(System Level Design,VLSI Design and CAD Algorithms)