Scalability of Vertical MOSFETs in Sub-10nm Generation and Its Mechanism

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, the device performances of sub-10nm Vertical MOSFETs are investigated. One of the drawbacks of conventional planar MOSFETs is that in the sub-10nm generation, its cutoff leakage current increases due to the short channel effects, but even more, its driving current decreases due to the quantum mechanical confinement effects such as the sub-band effect and the depletion of the inversion layer. It is shown for the first time that by downscaling the silicon pillar diameter from 20nm to 4nm, the Vertical MOSFET increases its driving current per footprint to about 2 times and suppresses its total cutoff leakage current per footprint to less than 1/60 at the same time. Moreover, the mechanisms of these improvements of Vertical MOSFET performances are clarified. The results of this work show that Vertical MOSFETs can overcome the drawbacks of conventional planar MOSFETs and achieve the high device performance through the sub-10nm generation.

• （社）電子情報通信学会の論文
• 2009-05-01

著者

• Endoh Tetsuo

  Cir Tohoku University

• Norifusa Yuto

  Cir Tohoku University

• Endoh Tetsuo

  Cir Tohoku Univ.

関連論文

• Novel Concept Dynamic Feedback MCML Technique for High-Speed and High-Gain MCML Type Latch
• Study of Self-Heating Phenomena in Si Nano Wire MOS Transistor
• Scalability of Vertical MOSFETs in Sub-10nm Generation and Its Mechanism
• Evaluation of Performance in Vertical 1T-DRAM and Planar 1T-DRAM

スポンサーリンク