Low Power 8-b CMOS Current Steering Folding-Interpolating A/D Converter

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a CMOS A/D converter based on the folding and interpolating technique. A current steering folder composed of differential pairs allows low power operation and an interpolation is used for high speed with low supply voltage. In a folding circuit, only twenty-three MOSFETs are required to have eight reference voltages of an 8-b A/D converter. The interpolation is implemented with a current division technique to generate 32 folding signals. This approach requires much less area and power consumption than other conventional flash A/D converter. The simulation in a 0.35μm CMOS process achieves 8-b resolution at 250 Msample/s with power consumption 70mW at 3.3V power supply. The preliminary experiment indicates the current steering folder and coarse bits operate as expected.

• （社）電子情報通信学会の論文
• 2008-01-01

著者

• Choi Ho-yong

  Chungbuk National University

• Kim Nam‐soo

  Chungbuk National University

• CUI Zhi-Yuan

  Chungbuk National University

• KIM Nam-Soo

  Chungbuk National University

• CUONG Do

  Chungbuk National University

• LEE Kie-Yong

  Chungbuk National University

関連論文

• 子牛2頭の膝蓋骨外方脱臼に対する滑車溝形成術(外科学)
• Low Power 10-b 250 Msample/s CMOS Cascaded Folding and Interpolating A/D Converter
• Low Power 8-b CMOS Current Steering Folding-Interpolating A/D Converter
• Space-Time Domain Optimization of Transmitter Weights in Closed-Loop Transmit Antenna Diversity(Wireless Communication Technologies)

スポンサーリンク