Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation
スポンサーリンク
概要
- 論文の詳細を見る
Instruction pre-execution is an effective way to prefetch data. We previously proposed an instruction pre-execution scheme, which we call two-step physical register deallocation (TSD). The TSD realizes pre-execution by exploiting the difference between the amount of instruction-level parallelism available with an unlimited number of physical registers and that available with an actual number of physical registers. Although previous TSD study has successfully improved performance, it still has an inefficient energy consumption. This is because attempts are made for instructions to be pre-executed as much as possible, independently of whether or not they can significantly contribute to load latency reduction, allowing for maximal performance improvement. This paper presents a scheme that improves the energy efficiency of the TSD by pre-executing only those instructions that have great benefit. Our evaluation results using the SPECfp2000 benchmark show that our scheme reduces the dynamic pre-executed instruction count by 76%, compared with the original scheme. This reduction saves 7% energy consumption of the execution core with 2% overhead. Performance degrades by 2%, compared with that of the original scheme, but is still 15% higher than that of the normal processor without the TSD.
- Institute of Electronics, Information and Communication Engineersの論文
- 2009-11-01
著者
-
Iwamoto Kengo
Department Of Computational Science And Engineering Nagoya University
-
Ando Hideki
Department Of Biology Faculty Of Science Okayama University
-
Ando Hideki
Nagoya Univ. Nagoya‐shi Jpn
-
HYODO Kazunaga
Department of Computational Science and Engineering, Nagoya University
-
Hyodo Kazunaga
Department Of Computational Science And Engineering Nagoya University
関連論文
- Hydrodynamic Evolution of Highly Energetic Matter Produced by Cylindrically Symmetric Heavy Ions Collisions
- Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation
- Limits of Thread-Level Parallelism in Non-numerical Programs(System Evaluation)
- Register File Size Reduction through Instruction Pre-Execution Incorporating Value Prediction
- Backward Flow of Mesonic Fluid in Heavy Ions Collision at Ultra High Energy : Particles and Fields
- kra-1,A GENE REQUIRED FOR KETAMINE RESPONSE IN THE NEMATODE Caenorhabditis elegans
- Delay Evaluation of Issue Queue in Superscalar Processors with Banking Tag RAM and Correct Critical Path Identification
- Two-Step Physical Register Deallocation for Data Prefetching and Address Pre-Calculation
- Two-Step Physical Register Deallocation for Data Prefetching and Address Pre-Calculation
- Limits of Thread-Level Parallelism in Non-numerical Programs
- Limits of Thread-Level Parallelism in Non-numerical Programs