A Multi-Code Compression Scheme for Test Time Reduction of System-on-Chip Designs

スポンサーリンク

概要

• 論文の詳細を見る

• With the nano-scale technology, an system-on-chip (SOC) design may consist of many reusable cores from multiple sources. This causes that the complexity of SOC testing is much higher than that of conventional VLSI chip testing. One of the SOC test challenges is the test data reduction. This paper presents a multi-code compression (MCC) technique to reduce the volume of test data and the test application time. A multi-code decompressor for recovering the compressed test data is also proposed. Experimental results show that the MCC scheme can achieve higher compression ratio than single-code compression schemes. The area cost of the proposed multi-code decompressor is small-only about 3498μm2 based on TSMC 0.18μm standard cell technology.

• （社）電子情報通信学会の論文
• 2008-10-01

著者

• Li Jin-fu

  Advanced Reliable Systems (ares) Laboratory Department Of Electrical Engineering National Central Un

• Shieh Hong-ming

  Advanced Reliable Systems (ares) Laboratory Department Of Electrical Engineering National Central Un

関連論文

• An Efficient Diagnosis Scheme for RAMs with Simple Functional Faults(Memory Design and Test,VLSI Design and CAD Algorithms)
• A Multi-Code Compression Scheme for Test Time Reduction of System-on-Chip Designs

スポンサーリンク