Hardware n Choose k Counters with Applications to the Partial Exhaustive Search(Programmable Logic, VLSI, CAD and Layout, <Special Section>Recent Advances in Circuits and Systems-Part 1)
スポンサーリンク
概要
- 論文の詳細を見る
The main contribution of this work is to present several hardware implementations of an "n choose k" counter (C(n, k) counter for short), which lists all n-bit numbers with (n-k) 0's and k 1's, and to show their applications. We first present concepts of C(n, k) counters and their efficient implementations on an FPGA. We then go on to evaluate their performance in terms of the number of used slices and the clock frequency for the Xilinx VirtexII family FPGA XC2V3000-4. As one of the real life applications, we use a C(n, k) counter to accelerate a digital halftoning method that generates a binary image reproducing an original gray-scale image. This method repeatedly replaces an image pattern in small square regions of a binary image by the best one. By the partial exhaustive search using a C(n, k) counter we succeeded in accelerating the task of finding the best image pattern and achieved a speedup factor of more than 2.5 over the simple exhaustive search.
- 2005-07-01
著者
-
Nakano Koji
Hiroshima Univ. Hiroshima Jpn
-
Nakano Koji
School Of Engineering Hiroshima University
-
YAMAGISHI Youhei
School of Engineering, Hiroshima University
-
Yamagishi Youhei
School Of Engineering Hiroshima University
関連論文
- An Energy-Efficient Initialization Protocol for Wireless Sensor Networks with No Collision Detection
- Special Section on Challenges in Ad-hoc and Multi-hop Wireless Communications
- An Energy Efficient Leader Election Protocol for Radio Network with a Single Transceiver(Discrete Mathematics and Its Applications)
- Accelerating the CKY Parsing Using FPGAs
- An Energy Efficient Ranking Protocol for Radio Networks(Discrete Mathematics and Its Applications)
- Special Section on Foundations of Computer Science
- Randomized Time- and Energy-Optimal Routing Single-Hop, Single-Channel Radio Networks
- Halftoning Through Optimization of Restored Images : A New Approach with Hardware Acceleration
- An Image Retrieval System Using FPGAs
- Hardware n Choose k Counters with Applications to the Partial Exhaustive Search(Programmable Logic, VLSI, CAD and Layout, Recent Advances in Circuits and Systems-Part 1)