スポンサーリンク
Renesas Technology Corp., Wafer Process Engineering Development Dept. | 論文
- A Novel STI Process from the View Point of Total Strain Process Design for 45nm Node Devices and Beyond
- Suppression of Boron Penetration from S/D Extension to improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65nm node CMOS and beyond