スポンサーリンク

Graduate Institute of Computer and Communication, National Taipei University of Technology | 論文

• Zero-Skew Driven Buffered RLC Clock Tree Construction(VLSI Design Technology and CAD)
• Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield Improvement

スポンサーリンク